Skip to content
@pulp-platform

pulp-platform

Pinned Loading

  1. Deeploy Deeploy Public

    DNN Compiler for Heterogeneous SoCs

    Python 76 48

  2. carfield carfield Public

    A mixed-criticality platform built around Cheshire, with a number of safety/security and predictability features. Ready-to-use FPGA flow on multiple boards is available.

    Tcl 131 37

  3. cheshire cheshire Public

    A minimal Linux-capable 64-bit RISC-V SoC built around CVA6

    Verilog 367 120

  4. snitch_cluster snitch_cluster Public

    An energy-efficient RISC-V floating-point compute cluster.

    C 148 116

  5. axi axi Public

    AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication

    SystemVerilog 1.7k 373

  6. ara ara Public

    The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 core

    C 548 200

Repositories

Showing 10 of 332 repositories
  • cva6 Public Forked from openhwfoundation/cva6

    This is the fork of CVA6 intended for PULP development.

    pulp-platform/cva6's past year of commit activity
    Assembly 25 1,032 1 0 Updated Sep 19, 2026
  • common_cells Public

    Common SystemVerilog components

    pulp-platform/common_cells's past year of commit activity
    SystemVerilog 799 205 7 (1 issue needs help) 1 Updated Sep 18, 2026
  • gwaihir Public

    aka Lago-Mio

    pulp-platform/gwaihir's past year of commit activity
    C 7 5 8 10 Updated Sep 18, 2026
  • MXCore Public
    pulp-platform/MXCore's past year of commit activity
    Python 1 Apache-2.0 0 0 0 Updated Sep 18, 2026
  • MAGIA Public

    Large-scale 2D mesh system with dedicated GeMM, on-chip RDMA and Rendez-vous accelerators.

    pulp-platform/MAGIA's past year of commit activity
    SystemVerilog 25 Apache-2.0 10 29 2 Updated Sep 18, 2026
  • fpu_ss Public

    CORE-V eXtension Interface compliant RISC-V [F|Zfinx] Coprocessor

    pulp-platform/fpu_ss's past year of commit activity
    SystemVerilog 17 10 1 1 Updated Sep 18, 2026
  • spatz Public

    Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.

    pulp-platform/spatz's past year of commit activity
    C 173 Apache-2.0 53 4 16 Updated Sep 18, 2026
  • ManyRVData Public

    This is the repository for CachePool architecture for the ManyRVData project

    pulp-platform/ManyRVData's past year of commit activity
    C 3 Apache-2.0 7 19 4 Updated Sep 18, 2026
  • cv-hpdcache Public Forked from openhwfoundation/cv-hpdcache

    RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores

    pulp-platform/cv-hpdcache's past year of commit activity
    SystemVerilog 0 58 0 1 Updated Sep 18, 2026
  • AraXL Public

    A Physically Scalable, Ultra-Wide RISC-V Vector Processor Design for Fast and Efficient Computation on Long Vectors

    pulp-platform/AraXL's past year of commit activity
    C 10 9 2 1 Updated Sep 18, 2026